PCN Number:		20170613006					PCN	Date:	June 21, 2017
Title: TPS65381QDAPRQ1 new die revision							•		
Customer C	PCN Manage	PCN Manager Dept:			Quality Services				
Proposed 1 st Ship Date:		Dec. 21, 2017		Estimated Sam Availability:		ple	Date provided at sample request		
Change Typ	be:								
Assemb	ly Site		\square	Design			Wa	fer Bun	וף Site
Assemb	ly Process			Data Sh	neet		Wa	fer Bun	np Material
Assemb	ly Materials			Part nu	mber change		Wa	fer Bun	np Process
Mechan	ical Specificatio	n		Test Sit	e		Wa	fer Fab	Site
Packing	/Shipping/Labe	ling		Test Pro	ocess		Wa	fer Fab	Materials
							Wa	fer Fab	Process
				PCN D	etails				
Description	of Change:								
Texas Instruments Incorporated is announcing the qualification of a new metal level only design revision to device TPS65381QDAPRQ1. The release of new design revision addresses the following fixes: - Timing violation to fix Scan (digital change only) - Vgs issue on two spare FETs (no impact on parametric, only to eliminate reliability concerns)									
Reason for Change:									
To correct known design issues to enable scan at production test and eliminate reliability concerns related to Vgs issue.									
Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):									
None									
Changes to product identification resulting from this PCN:									
None	None								
Product Af	fected:								
TPS65381QI	DAPRQ1								



TI Information Selective Disclosure

Automotive New Product Qualification Summary (As per AEC-Q100H and JEDEC Guidelines)

TPS65381AQDAPRQ1 Approved March 20, 2017

Product Attributes

Attributes	Qual Device: TPS65381AQDAPRQ1	Product QBS Reference: TPS65381QDAPRQ1	Product/Process/Package QBS Reference: TPS65300QPWPRQ1
Automotive Grade Level	Grade 1	Grade 1	Grade 1
Operating Temp Range	-40°C to +125°C	-40° C to $+125^{\circ}$ C	-40°C to +125°C
Product Function	Power Management	Power Management	Power Management
Wafer Fab Supplier	DMOS5	DMOS5	DMOS5
Die Revision	C2	A0	A0
Assembly Site	Taiwan	Taiwan	Taiwan
Package Designator	DAP	DAP	PWP
Ball/Lead Count	32	32	24

- QBS: Qual By Similarity

- Qual device is stressed for MSL3

Qualification Results Data Displayed as: Number of lots / Total sample size / Total failed

Туре	Ħ	Test Spec	Min Lot Qty	\$\$/Lot	Test Name / Conditio n	Duration	Qual Device: TPS65381AQDA PRQ1	Product QBS Reference: TP S65381QD APRQ1	Product/Process/Package QBS Reference: TPS65300QPWPRQ1
	Test Group A – Accelerated Environment Stress Tests								
PC	A1	JEDEC J- STD-020 JESD22- A113	3	77	Ve Precondit ioning Level 3	260C peak	-	3/all/0	3/all/0
HAST	A2	JEDEC JESD22- A110	3	77	Biased HAST, 130C/85 %RH	96 hours	-	3/231/0	3/231/0
	A3	JEDEC JESD22- A102	3	77	Autoclav e 121C	96 hours	-	3/231/0	3/231/0
тс	A4	JEDEC JESD22- A104 and Appendix 3	3	77	Temperat ure Cycle, - 65/150C	500 cycles	-	3/227/0	3/227/0
			1	5	Bond Wire Pull	Post Temp Cycle 500 cycles	-	-	1/5/0
			1	5	Bond shear	Post Temp Cycle 500 cycles (for information only)	-	-	1/5/0
			3	12	SAM	Post Temp Cycle 500 cycles (for information only)	-	3/36/0	3/36/0
					Temperat ure Cycle, - 65/150C	1000 cycles (for information only)	-	3/227/0	3/231/0
PTC	A5	JEDEC JESD22- A105	1	45	Power Temperat ure Cycle, - 40/125C	1000 cycles	-	1/45/0	3/135/0
HTSL	Аб	JEDEC JESD22- A103	1	45	High Temp Storage Bake 175C	500 hours	-	1/45/0	3/135/0
				Test Gr	roup B – A	ccelerated Life	time Simulation T	ests	
HTOL	B1	JEDEC JESD22- A108	3	77	HTOL 125C	1000 hours	-	1/77/0 (rev. C1)	3/231/0
					HIOL	2000 hours	-	1/7/0	-

					1250	(for information		(rev. C1)	
					_	only)			
ELFR	B2	AEC Q100-008	3	800	Early Life Failure Rate, 125C	48 hours	-	1/800/0 (rev. C1)	3/2400/0
				Test	Group C –	Package Asser	nbly Integrity Tes	ts	
WBS	C1	AEC Q100-001	1	30	Bond Shear	Qpk>1.67	1/30/0	1/30/0	1/30/0
WBP	C2	MIL- STD883 Method 2011	1	30	Wire Pull	Cpk>1.67	1/30/0	1/30/0	1/30/0
SD	C3	JEDEC JESD22- B102	1	15	Surface Mount Solderabi lity	-	-	1/15/0*	1/15/0
PD	C4	JEDEC JESD22- B100 and B108	3	10	Physical Dimensio ns	Cpk>1.67	-	3/30/0*	3/30/0*
SBS	C5	AEC Q100-010	3	50	Solder Ball Shear (Cpk>1.6 7)	Post HTSL/Bump	NA	NA	NA
u	C6	JEDEC JESD22-	1	50	Lead Integrity	-	NA	NA	NA
		6105							
		BIUD		Test	Group D -	- Die Fabricatio	on Reliability Test	5	
EM	D1	JESD61	-	Test -	Group D - Electromi gration	- Die Fabricatio	on Reliability Test Completed Per Process Technology Requirements	s Completed Per Process Technology Requirements	Completed Per Process Technology Requirements
EM TDDB	D1 D2	JESD61	-	Test - -	Group D - Electromi gration Time Depende nt Dielectric Breakdo wn	- Die Fabricatio - -	on Reliability Test Completed Per Process Technology Requirements Completed Per Process Technology Requirements	Completed Per Process Technology Requirements Completed Per Process Technology Requirements	Completed Per Process Technology Requirements Completed Per Process Technology Requirements
EM TDDB HCI	D1 D2 D3	JESD61 JESD35 JESD60 & 28	-	Test - -	Group D - Electroni gtation Time Depende nt Dielectric Breakdo wn Hot Injection Carrier	- Die Fabricatio - -	on Reliability Test Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements	Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements	Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements
EM TDDB HCI NBTI	D1 D2 D3 D4	JESD61 JESD35 JESD60 & 28 -	-	Test - - -	Group D - Electroni gtation Time Depende nt Dielectric Breakdo wn Hot Injection Carrier Negative Bias Temperat ure Instabilty	- Die Fabricatio - - -	on Reliability Test Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements	Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements	Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements
EM TDDB HCI NBTI SM	D1 D2 D3 D4 D5	JESD61 JESD35 JESD60 & 28 -	-	Test - - - -	Group D - Electroni gtation Time Depende nt Dielectric Breakdo wn Hot Injection Carrier Negative Bias Temperat ure Instability Stress Migration	- Die Fabricatio	on Reliability Test Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements	Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements	Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements
EM TDDB HCI NBTI SM	D1 D2 D3 D4 D5	JESD61 JESD35 JESD60 & 28 -	-	Test	Group D - Electroni gration Ime Depende nt Dielectric Breakdo wn Hot Injection Carrier Negative Bias Temperat ure Instability Stress Migration	- Die Fabricatio - - - E – Electrical	on Reliability Test Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Verification Tests	Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements	Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements
EM TDDB HCI NBTI SM	D1 D2 D3 D4 D5 E2	JESD61 JESD35 JESD60 & 28 - - - AEC Q100-002	-	Test 3	Group D - Electroni gtation Ime Depende nt Dielectric Breakdo wn Hot Injection Carrier Negative Bias Temperat ure Instability Stress Migration est Group ESD - HBM - Q100	- Die Fabricatio - - - E – Electrical 2000 V	on Reliability Test Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Verification Tests	S Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements	Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements Completed Per Process Technology Requirements

						pins)			
LU	E4	AEC Q100-004	1	6	Latch-up	RT and 125C	1/6/0	1/6/0	1/6/0
ED	E5	AEC Q100-009	3	30	Auto Electrical Distributi ons	Cpk>1.67 Room, hot, and cold test	1/30/0	3/90/0	3/90/0

A1 (PC): Preconditioning: Performed for THB, Biased HAST, AC, uHAST &TC samples, as applicable.

Operating Temperature by Automotive Grade Level:

Grade 0 (or E): -40°C to +150°C Grade 1 (or Q): -40°C to +125°C Grade 2 (or T): -40°C to +105°C Grade 3 (or I)∴-40°C to +85°C

E1 (TEST): Electrical test temperatures of Qual samples (High temperature according to Grade level):

Room/Hot/Cold; HTOL, ED Room/Hot; THB/HAST, TC/PTC, HTSL, ELFR, ESD & LU Room; AC/UHAST

Green/Pb-free Status:

Qualified Pb-Free(SMT) and Green

Note: DBS data for solderability (NiPdAu) and Physical Dimensions (DAP) are taken using different devices with same package material and process by same assembly site.

Quality and Reliability Data Disclaimer

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customer should provide adequate design and operating safeguards. Quality and reliability data provided by Texas Instruments is intended to be an estimate of product performance based upon history only. It does not imply that any performance levels reflected in such data can be met if the product is operated outside the conditions expressly stated in the latest published data sheet or agreed-to customer specification for a device.

Reliability data shows characteristic failure mechanisms of the specific environmental stress as documented in the industry standards for each stress condition.

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
Japan	PCNJapanContact@list.ti.com