## 10-Bit, 20MHz, +3V Supply ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- LOW POWER: 48 mW at +3 V
- SUPPLY RANGE: +2.7V to +3.7V
- ADJUSTABLE FULL SCALE RANGE WITH EXTERNAL REFERENCES
- NO MISSING CODES
- WIDEBAND TRACK/HOLD: 350MHz
- POWER DOWN: 15mW
- SSOP-28 PACKAGE


## APPLICATIONS

## - BATTERY POWERED EQUIPMENT

- CAMCORDERS
- DIGITAL CAMERAS
- COMPUTER SCANNERS


## DESCRIPTION

The ADS901 is a high-speed pipelined analog-to-digital converter that operates from a +3 V power supply. This complete converter includes a wide bandwidth track/hold and a 10 -bit quantizer. The full scale input range is set by external references.

The ADS901 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for telecommunications, video and test instrumentation applications. The ADS901 is available in an SSOP-28 package.

## - COMMUNICATIONS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
| Logic $\mathrm{V}_{\mathrm{DD}}$ | +6V |
| Analog Input | $\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ |
| Logic Input | $\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ |
| Case Temperature | . $+100^{\circ} \mathrm{C}$ |
| Junction Temperature | . $+150^{\circ} \mathrm{C}$ |
| Storage Temperature | . $+125^{\circ} \mathrm{C}$ |

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE | PACKAGE <br> DRAWING <br> NUMBER | SPECIFIED <br> TEMPERATURE <br> RANGE | PACKAGE <br> MARKING | ORDERING <br> NUMBER | TRANSPORT <br> MEDIA |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS901E | SSOP-28 | 324 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADS901E | ADS901E <br> ADS901E | SSOP-28 |

NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., $/ 1 \mathrm{~K}$ indicates 1000 devices per reel). Ordering 1000 pieces of "ADS901E/1K" will get a single 1000-piece Tape and Reel.

## ELECTRICAL CHARACTERISTICS

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=\mathrm{LV} \mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$, REFB $=1 \mathrm{~V}$, REFT $=2 \mathrm{~V}$, Specified Input Range $=1 \mathrm{~V}$ to 2 V , Sampling Rate $=20 \mathrm{MHz}$, unless otherwise specified.

| PARAMETER | CONDITIONS | TEMP | ADS901E |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| Resolution <br> Specified Temperature Range | Ambient Air |  | -40 | 10 | +85 | $\begin{aligned} & \text { Bits } \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| ANALOG INPUT <br> Specified Full Scale Input Range ${ }^{(1)}$ Common-Mode Voltage (Midscale) Analog Input Bias Current Input Impedance |  |  |  | $\begin{gathered} 1 \mathrm{Vp}-\mathrm{p} \\ 1.5 \\ 1 \\ 1.25\|\mid 5 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{M} \Omega \\| \mathrm{pF} \end{gathered}$ |
| DIGITAL INPUT <br> Logic Family Convert Command (Start Conversion) | Start Conversion |  | CMOS Compatible <br> Rising Edge of Convert Clock |  |  |  |
| CONVERSION CHARACTERISTICS <br> Sample Rate Data Latency |  | Full | 10k | 5 | 20M | Samples/s Clk Cyc |

## ELECTRICAL CHARACTERISTICS (Cont.)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=L \mathrm{~V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{REFB}=1 \mathrm{~V}, \mathrm{REFT}=2 \mathrm{~V}$, Specified Input Range $=1 \mathrm{~V}$ to 2 V , Sampling Rate $=20 \mathrm{MHz}$, unless otherwise specified.

| PARAMETER | CONDITIONS | TEMP | ADS901E |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| DYNAMIC CHARACTERISTICS <br> Differential Linearity Error (Largest Code Error) $\begin{aligned} & \mathrm{f}=500 \mathrm{kHz} \\ & \mathrm{f}=9 \mathrm{MHz} \end{aligned}$ <br> No Missing Codes <br> Integral Nonlinearity Error, $f=500 \mathrm{kHz}$ <br> Spurious Free Dynamic Range ${ }^{(2)}$ <br> $\mathrm{f}=500 \mathrm{kHz}\left(-1 \mathrm{dBFS}{ }^{(3)}\right.$ input) <br> $\mathrm{f}=9 \mathrm{MHz}$ ( -1 dBFS input) <br> Signal-to-Noise Ratio (SNR) <br> $\mathrm{f}=500 \mathrm{kHz}$ ( -1 dBFS input) <br> $\mathrm{f}=9 \mathrm{MHz}$ ( -1 dBFS input) <br> Maximum SNR $\mathrm{f}=9 \mathrm{MHz}(-1 \mathrm{dBFS} \text { input })$ <br> Signal-to-(Noise + Distortion) (SINAD) <br> $\mathrm{f}=500 \mathrm{kHz}(-1 \mathrm{dBFS}$ input) <br> $\mathrm{f}=3.58 \mathrm{MHz}(-1 \mathrm{dBFS}$ input) <br> $\mathrm{f}=9 \mathrm{MHz}(-1 \mathrm{dBFS}$ input) <br> Effective Number of Bits ${ }^{(4)}$ <br> Differential Gain Error <br> Differential Phase Error <br> Output Noise <br> Aperture Delay Time <br> Aperture Jitter <br> Analog Input Bandwidth <br> Small Signal <br> Full Power <br> Overvoltage Recovery Time ${ }^{(5)}$ | Referred to Sinewave Input Signal <br> Referred to DC Full Scale Input Signal $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=3.58 \mathrm{MHz} \\ & \text { NTSC, PAL } \\ & \text { NTSC, PAL } \\ & \text { Input Grounded } \end{aligned}$ <br> -20dBFS Input OdBFS Input | Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full | 45 48 48 | $\pm 0.8$ $\pm 0.9$ Guaranteed $\pm 3.5$ 50 49 53 53 62 50 50 49 8.0 2.3 1.0 0.2 3 7 350 100 2 | $\pm 1.0$ | LSB LSB <br> LSB <br> dBFS(3) <br> dBFS <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> Bits \% degrees LSB rms ns ps rms $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ ns |
| DIGITAL OUTPUTS <br> Logic Family <br> Logic Coding <br> High Output Voltage, $\mathrm{V}_{\mathrm{OH}}$ Low Output Voltage, $\mathrm{V}_{\mathrm{OL}}$ <br> 3-State Enable Time <br> 3-State Disable Time Internal Pull-Down to Gnd Power-Down Enable Time Power-Down Disable Time Internal Pull-Down to Gnd | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{L} \\ & \overline{\mathrm{OE}}=\mathrm{H} \end{aligned}$ <br> Pwrdn $=\mathrm{L}$ <br> Pwrdn $=\mathrm{H}$ |  | $+2.4$ | MOS Compati ight Offset Bi $\begin{gathered} 20 \\ 18 \\ 50 \\ 133 \\ 18 \\ 50 \end{gathered}$ | $\begin{gathered} \mathrm{LV}_{\mathrm{DD}} \\ +0.4 \\ 40 \\ 10 \end{gathered}$ | V <br> V <br> ns <br> ns <br> $\mathrm{k} \Omega$ <br> ns <br> ns <br> $\mathrm{k} \Omega$ |
| ACCURACY <br> Gain Error Input Offset ${ }^{(6)}$ <br> Power Supply Rejection (Gain) Power Supply Rejection (Offset) External REFT Voltage Range External REFB Voltage Range Reference Input Resistance | $\mathrm{f}_{\mathrm{S}}=2.5 \mathrm{MHz}$ $\Delta V_{S}=+10 \%$ | Full <br> Full <br> Full <br> Full <br> Full <br> Full | $\begin{gathered} \text { REFB }+0.5 \\ 0.8 \end{gathered}$ | $\begin{gathered} 2.5 \\ 0.4 \\ 56 \\ 68 \\ 2 \\ 1 \\ 4 \end{gathered}$ | $\begin{gathered} V_{S}-0.8 \\ \text { REFT }-0.5 \end{gathered}$ | \%FS <br> \%FS <br> dB <br> dB <br> V <br> V <br> $\mathrm{k} \Omega$ |
| POWER SUPPLY REQUIREMENTS <br> Supply Voltage: $+\mathrm{V}_{\mathrm{S}}$ <br> Supply Current: + Is <br> Power Dissipation <br> Power Dissipation (Power Down) <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ <br> 28-Lead SSOP | Operating <br> Operating <br> Operating <br> Operating | Full <br> Full <br> Full <br> Full | +2.7 | $\begin{gathered} +3.0 \\ 16 \\ 49 \\ 15 \\ 89 \end{gathered}$ | $\begin{gathered} +3.7 \\ 60 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mW} \\ \mathrm{~mW} \\ \\ \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) The single-ended input range is set by REFB and REFT values. (2) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (3) dBFS is dB relative to full scale. (4) Based on (SINAD - 1.76)/6.02. (5) No "Rollover" of bits. (6) Offset Deviation from Ideal Negative Full Scale.


PIN DESCRIPTIONS

| PIN | DESIGNATOR | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | $+V_{S}$ | Analog Supply |
| 2 | LV $_{\text {DD }}$ | Output Logic Driver Supply Voltage |
| 3 | Bit 10 | Data Bit 10 (D0) (LSB) |
| 4 | Bit 9 | Data Bit 9 (D1) |
| 5 | Bit 8 | Data Bit 8 (D2) |
| 6 | Bit 7 | Data Bit 7 (D3) |
| 7 | Bit 6 | Data Bit 6 (D4) |
| 8 | Bit 5 | Data Bit 5 (D5) |
| 9 | Bit 4 | Data Bit 4 (D6) |
| 10 | Bit 3 | Data Bit 3 (D7) |
| 11 | Bit 2 | Data Bit 2 (D8) |
| 12 | Bit 1 | Data Bit 1 (D9) (MSB) |
| 13 | GND | Analog Ground |
| 14 | GND | Analog Ground |
| 15 | CLK | Convert Clock Input |
| 16 | OE | Output Enable, Active Low |
| 17 | Pwrdn | Power Down Pin |
| 18 | $+V_{S}$ | Analog Supply |
| 19 | GND | Analog Ground |
| 20 | GND | Analog Ground |
| 21 | LpBy | Positive Ladder Bypass |
| 22 | REFT | Top Reference Input |
| 23 | NC | No Connection |
| 24 | REFB | Bottom Reference Input |
| 25 | LnBy | Negative Ladder Bypass |
| 26 | CM | Common-Mode Voltage Output |
| 27 | IN | Analog Input |
| 28 | $+V_{S}$ | Analog Supply |
|  |  |  |

TIMING DIAGRAM


| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CONV }}$ | Convert Clock Period | 50 |  | $100 \mu \mathrm{~s}$ | ns |
| $\mathrm{t}_{\mathrm{L}}$ | Clock Pulse Low | 24 | 25 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Clock Pulse High | 24 | 25 |  | ns |
| $\mathrm{t}_{\mathrm{D}}$ | Aperture Delay |  | 3 |  | ns |
| $\mathrm{t}_{1}$ | Data Hold Time, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | 3.9 |  |  | ns |
| $\mathrm{t}_{2}$ | New Data Delay Time, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ |  |  | 12 | ns |

## TYPICAL CHARACTERISTICS

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=$ Logic $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{REFB}=1 \mathrm{~V}$, REFT $=2 \mathrm{~V}$, Specified Input Range $=1 \mathrm{~V}$ to 2 V , Sampling Rate $=20 \mathrm{MHz}$, unless otherwise specified.







## TYPICAL CHARACTERISTICS (Cont.)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=$ Logic $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$, REFB $=1 \mathrm{~V}$, REFT $=2 \mathrm{~V}$, Specified Input Range $=1 \mathrm{~V}$ to 2 V , Sampling Rate $=20 \mathrm{MHz}$, unless otherwise specified.







## TYPICAL CHARACTERISTICS (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}$, Logic $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$, REFB $=1 \mathrm{~V}, \mathrm{REFT}=2 \mathrm{~V}$, Specified Input Range $=1 \mathrm{~V}$ to 2 V , Sampling Rate $=20 \mathrm{MHz}$, unless otherwise specified.






## THEORY OF OPERATION

The ADS901 is a high speed sampling analog-to-digital converter that utilizes a pipeline architecture. The fully differential topology and digital error correction guarantee 10-bit resolution. The differential track/hold circuit is shown in Figure 1. The switches are controlled by an internal clock which has a non-overlapping two phase signal, $\phi 1$ and $\phi 2$. At the sampling time the input signal is sampled on the bottom plates of the input capacitors. In the next clock phase, $\phi 1$, the bottom plates of the input capacitors are connected together and the feedback capacitors are switched to the op amp output. At this time the charge redistributes between $\mathrm{C}_{\mathrm{I}}$ and $\mathrm{C}_{\mathrm{H}}$, completing one track/hold cycle. The differential output is a held DC representation of the analog input at the sample time. The track/hold circuit can also convert a single-ended input signal into a fully differential signal for the quantizer. Consequently, the input signal-to-noise performance. Other parameters such as small-signal and full-power bandwidth, and wideband noise are also defined in this stage.


FIGURE 1. Input Track/Hold Configuration with Timing Signals.

The pipelined quantizer architecture has 9 stages with each stage containing a two-bit quantizer and a two bit digital-to-analog converter, as shown in Figure 2. Each two-bit quantizer stage converts on the edge of the sub-clock, which is the same frequency of the externally applied clock. The output of each quantizer is fed into its own delay line to time-align it with the data created from the following quantizer stages. This aligned data is fed into a digital error correction circuit which can adjust the output data based on the information found on the redundant bits. This technique provides the ADS901 with excellent differential linearity and guarantees no missing codes at the 10-bit level.

To accommodate a bipolar signal swing, the ADS901 operates with a common-mode voltage $\left(\mathrm{V}_{\mathrm{CM}}\right)$ which is derived from the external references. Due to the symmetric resistor ladder inside the ADS 901 , the $\mathrm{V}_{\mathrm{CM}}$ is situated between the top and bottom reference voltage. Equation (1) can be used for calculating the common-mode voltage level.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{CM}}=(\mathrm{REFT}+\mathrm{REFB}) / 2 \tag{1}
\end{equation*}
$$

There is a 5.0 clock cycle data latency from the start convert signal to the valid output data. The standard output coding is Straight Offset Binary where a full scale input signal corresponds to all " 1 's" at the output. The digital outputs of the ADS901 can be set to a high impedance state by driving the three-state (pin 16) with a logic "HI". Normal operation is achieved with pin 16 "LO" or Floating due to internal pull-down resistors. This function is provided for testability purposes but is not recommended to be used dynamically.

## APPLICATIONS

## SIGNAL SWING AND COMMON-MODE CONSIDERATIONS

The ADS901 is designed to operate on a +3 V single supply voltage. The nominal input signal swing is $1 \mathrm{Vp}-\mathrm{p}$, situated between +1 V and +2 V . This means that the signal swings $\pm 0.5 \mathrm{~V}$ around a common-mode voltage of +1.5 V , which is half the supply voltage $\left(\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{S}} / 2\right)$. In some applications it might be advantageous to increase the input signal swing. This will improve the achievable signal-to-noise performance. However, considerations should be made to keep the signal swing within the linear range of operation of the driving circuitry to avoid any excessive distortion. In extreme situations the performance of the converter will start to degrade due to variations of the input's switch onresistance over the input voltage. Therefore, the signal swing should remain approximately 0.5 V away from each rail during normal operation.

## DRIVING THE ANALOG INPUTS AC-COUPLED DRIVER

Figure 2 shows an example of an ac-coupled, single-ended interface circuit using a high-speed op amp that operates on


FIGURE 2. AC-Coupled, Single-Ended Interface Circuit.
dual supplies (OPA650, OPA658). The mid-point reference voltage, $\mathrm{V}_{\mathrm{CM}}$, biases the bipolar, ground-referenced input signal. The capacitor $\mathrm{C}_{1}$ and resistor $\mathrm{R}_{1}$ form a high-pass filter with the -3 dB frequency set at

$$
\begin{equation*}
\mathrm{f}_{-3 \mathrm{~dB}}=1 /\left(2 \pi \mathrm{R}_{1} \mathrm{C}_{1}\right) \tag{2}
\end{equation*}
$$

The values for $\mathrm{C}_{1}$ and $\mathrm{R}_{1}$ are not critical in most applications and can be set freely. The values shown correspond to a frequency of 1.6 kHz .

Figure 3 depicts a circuit that can be used in single-supply applications. The mid-reference voltage biases the op amp up to the appropriate common-mode voltage, for example $\mathrm{V}_{\mathrm{CM}}=+1.5 \mathrm{~V}$. With the use of capacitor $\mathrm{C}_{\mathrm{G}}$ the DC gain for the non-inverting op amp input is set to $+1 \mathrm{~V} / \mathrm{V}$. As a result the transfer function is modified to

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{IN}}\left\{\left(1+\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{G}}\right)+\mathrm{V}_{\mathrm{CM}}\right\} \tag{3}
\end{equation*}
$$

Again, the input coupling capacitor $\mathrm{C}_{1}$ and resistor $\mathrm{R}_{1}$ form a high-pass filter. At the same time the input impedance is defined by $\mathrm{R}_{1}$. Resistor $\mathrm{R}_{\mathrm{S}}$ isolates the op amp's output from the capacitive load to avoid gain peaking or even oscillation. It can also be used to establish a defined bandwidth to reduce the wideband noise. The recommended value is usually between $10 \Omega$ and $100 \Omega$.

## DC-COUPLED INTERFACE CIRCUIT

Many systems are now requiring +3 V single supply capability of both the $A / D$ converter and its driver. Figure 4 shows an example for DC-coupled configuration operating solely
on a +3 V supply voltage. The OPA632 provides excellent performance in this demanding application. Its wide input and output voltage ranges, an low distortion, supports the ADS901 well. The OPA632 is configured for a gain of +2 . The $374 \Omega$ and $2.26 \mathrm{k} \Omega$ resistors at the input level-shift $\mathrm{V}_{\text {IN }}$ so that $\mathrm{V}_{\text {OUT }}$ is within the allowed output voltage range when $\mathrm{V}_{\text {IN }}=0$. The input impedance of the driver circuit is set to match to a $50 \Omega$ source impedance. The input levelshifting was designed that $\mathrm{V}_{\text {IN }}$ can be between 0 V and 5 V , while delivering an output voltage of 1 V to 2 V into the ADS901. Both the OPA632 and ADS901 have a powerdown function pin with the same polarity for those systems the need to conserve power.

## EXTERNAL REFERENCE

The ADS901 requires external references on pin 22 (REFT) and 24 (REFB). Internally those pins are connected through a resistor ladder, which has a nominal resistance of $4 \mathrm{k} \Omega$ $( \pm 15 \%)$. In order to establish a correct voltage drop across the ladder the external reference circuit must be able to typically supply $250 \mu \mathrm{~A}$ of current. With this current the full-scale input range of the ADS 901 is set between +1 V and +2 V , or $1 \mathrm{Vp}-\mathrm{p}$. In general, the voltage drop across REFT and REFB determines the input full-scale range (FSR) of the ADS901. Equation (4) can be used to calculate the span.

$$
\begin{equation*}
\text { FSR = REFT }- \text { REFB } \tag{4}
\end{equation*}
$$

Depending on the application, several options are possible to supply the external reference voltages to the ADS901 without degrading the typical performance.


FIGURE 3. Interface Circuit. Example using the voltage feedback amplifier OPA680.


FIGURE 4. DC-Coupled Interface Circuit for +3V Single-Supply Operation.

## LOW-COST REFERENCE SOLUTION

The easiest way to achieve the required reference voltages is to place the reference ladder of the ADS901 between the supply rails, as shown in Figure 5. Two additional resistors $\left(\mathrm{R}_{\mathrm{T}}, \mathrm{R}_{\mathrm{B}}\right)$ are necessary to set the correct current through the ladder. However depending on the desired full-scale swing and supply voltage different resistor values might be selected.
The trade-offs, when selecting this reference circuit, are variations in the reference voltages due to component tolerances and power supply variations. In any case, it is recommended to bypass the reference ladder with at least $0.1 \mu \mathrm{~F}$ ceramic capacitors, as shown in Figure 5. The capacitors serve a dual purpose. They will bypass most of the high frequency transient noise which results from feedthrough of the clock and switching noise from the T/H stages. Secondly, they serve as a charge reservoir to supply instantaneous current to internal nodes.

|  | STRAIGHT OFFSET BINARY <br> (SOB) <br> PIN 12 |
| :--- | :---: |
| SINGLE-ENDED INPUT | FLOATING or LO |
| +FS (IN = +2V) | 1111111111 |
| +FS -1LSB | 1111111111 |
| +FS -2LSB | 1111111110 |
| +3/4 Full Scale | 1110000000 |
| +1/2 Full Scale | 1100000000 |
| +1/4 Full Scale | 1010000000 |
| +1LSB | 1000000001 |
| Bipolar Zero (IN +1.5V) | 1000000000 |
| -1LSB | 0111111111 |
| -1/4 Full Scale | 0110000000 |
| -1/2 Full Scale | 0100000000 |
| -3/4 Full Scale | 0010000000 |
| -FS +1LSB | 0000000001 |
| -FS (IN = +1V) | 0000000000 |

TABLE I. Coding Table for the ADS901.

## PRECISE REFERENCE SOLUTION

For those applications requiring a higher level of dc accuracy and drift, a reference circuit with a precision reference element might be used (see Figure 6). A stable +1.2 V reference voltage is established by a two terminal bandgap reference diode, the REF1004-1.2. Using a general-purpose single-supply dual operational amplifier (A1), like an OPA2237, OPA2234 or OPA2343, the two required reference voltages for the ADS901 can be generated by setting each op amp to the appropriate gain; for example: set REFT to +2 V and REFB to +1 V .

## CLOCK INPUT

The clock input of the ADS901 is designed to accommodate either +5 V or +3 V CMOS logic levels. To drive the clock input with a minimum amount of duty cycle variation and support maximum sampling rates (20Msps), high speed or advanced CMOS logic should be used (HC/HCT, AC/ACT). When digitizing at high sampling rates, a $50 \%$ duty cycle clock with fast rise and fall times ( 2 ns or less) are recommended to meet the rated performance specifications. However, the ADS901 performance is tolerant to duty cycle variations of as much as $\pm 10 \%$ without degradation. For applications operating with input frequencies up to Nyquist or undersampling applications, special consideration must be made to provide a clock with very low jitter. Clock jitter leads to aperture jitter $\left(\mathrm{t}_{\mathrm{A}}\right)$ which can be the ultimate limitation to achieving good SNR performance. Equation (5) shows the relationship between aperture jitter, input frequency and the signal-to-noise ratio:

$$
\begin{equation*}
\mathrm{SNR}=20 \log _{10}\left[1 /\left(2 \pi \mathrm{f}_{\mathrm{IN}} \mathrm{t}_{\mathrm{A}}\right)\right] \tag{5}
\end{equation*}
$$

For example, with a 10 MHz full-scale input signal and an aperture jitter of $\mathrm{t}_{\mathrm{A}}=20 \mathrm{ps}$, the SNR is clock jitter limited to 58 dB .


FIGURE 5. Low Cost Solution to Supply External Reference Voltages and Recommended Reference Bypassing.


FIGURE 6. Precise Solution to Supply External Reference Voltages.

## DIGITAL OUTPUTS

There is a 5.0 clock cycle data latency from the start convert signal to the valid output data. The standard output coding is Straight Offset Binary where a full scale input signal corresponds to all " 1 's" at the output. The digital outputs of the ADS901 can be set to a high impedance state by driving the three-state (pin 16) with a logic "HI". Normal operation is achieved with pin 16 "LO" or Floating due to internal pull-down resistors. This function is provided for testability purposes but is not recommended to be used dynamically.
The digital outputs of the ADS901 are standard CMOS stages and designed to be compatible to both high speed TTL and CMOS logic families. The logic thresholds are for low-voltage CMOS: $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$, which allows the ADS901 to directly interface to 3 V -logic. The digital outputs of the ADS901 use a dedicated digital supply pin (pin 2, $\mathrm{LV}_{\mathrm{DD}}$ ). By adjusting the voltage on $\mathrm{LV}_{\mathrm{DD}}$, the digital output levels will vary respectively. In any case, it is recommended to limit the fan-out to one, to keep the capacitive loading on the data lines below the specified 15 pF . If necessary, external buffers or latches may be used to provide the added benefit of isolating the $A / D$ converter from any digital activities on the bus coupling back high frequency noise and degrading the performance.

## POWER-DOWN MODE

The ADS901's low power consumption can be further reduced by initiating a power down mode. For this, the Pwrdn-Pin (Pin 17) must be tied to a logic "High" reducing the current drawn from the supply by approximately $70 \%$. In normal operation the power-down mode is disabled by an internal pull-down resistor ( $50 \mathrm{k} \Omega$ ).


FIGURE 7. Independent Supply Connection for Output Stage.

During power-down the digital outputs are set in 3-state. With the clock applied, the converter does not accurately process the sampled signal. After removing the power-down condition the output data from the following 5 clock cycles is invalid (data latency).

## DECOUPLING AND GROUNDING CONSIDERATIONS

The ADS901 converter have several supply pins, one of which is dedicated to supply only the output driver. The remaining supply pins are not, as is often the case, divided into analog and digital supply pins since they are internally connected on the chip. For this reason it is recommended to treat the converter as an analog component and to power it from the analog supply only. Digital supply lines often carry high levels of noise which can couple back into the converter and limit the achievable performance.
Because of the pipeline architecture, the converter also generates high frequency transients and noise that are fed back into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed. Figure 8 shows the recommended decoupling scheme for the analog supplies. In most cases $0.1 \mu \mathrm{~F}$ ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore they should be located as close to the supply pins as possible.


FIGURE 8. Recommended Bypassing for Analog Supply Pins.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS901E | ACTIVE | SSOP | DB | 28 | 50 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS901E | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: Tl defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to TI's Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

